Skip to content

Commit 593cf1f

Browse files
committed
11.20上午补全
1 parent 43973b2 commit 593cf1f

File tree

1 file changed

+14
-0
lines changed
  • library/stdarch/crates/core_arch/src/aarch64/sve

1 file changed

+14
-0
lines changed

library/stdarch/crates/core_arch/src/aarch64/sve/sve.rs

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -814,6 +814,20 @@ pub fn svadd_n_u64_z(pg: svbool_t, op1: svuint64_t, op2: u64) -> svuint64_t {
814814
}
815815
#[doc = "Bitwise AND"]
816816
#[doc = ""]
817+
#[doc = "[Arm's documentation](https://developer.arm.com/architectures/instruction-sets/intrinsics/svand[_b]_z)"]
818+
#[inline]
819+
#[target_feature(enable = "sve")]
820+
#[unstable(feature = "stdarch_aarch64_sve", issue = "none")]
821+
#[cfg_attr(test, assert_instr(and))]
822+
pub fn svand_b_z(pg: svbool_t, op1: svbool_t, op2: svbool_t) -> svbool_t {
823+
unsafe extern "C" {
824+
#[cfg_attr(target_arch = "aarch64", link_name = "llvm.aarch64.sve.and.z.nvx16i1")]
825+
fn _svand_b_z(pg: svbool_t, op1: svbool_t, op2: svbool_t) -> svbool_t;
826+
}
827+
unsafe { _svand_b_z(pg, op1, op2) }
828+
}
829+
#[doc = "Bitwise AND"]
830+
#[doc = ""]
817831
#[doc = "[Arm's documentation](https://developer.arm.com/architectures/instruction-sets/intrinsics/svand[_s8]_m)"]
818832
#[inline]
819833
#[target_feature(enable = "sve")]

0 commit comments

Comments
 (0)