projects: ad9084_ebz: Initial design#1901

Open

bluncan wants to merge 17 commits intomainfrom

dev_apollo_pr

Commits on Oct 31, 2025

projects: ad9084_fmca_ebz: Initial commit

bluncan
authored and
FilipG24
committed
ad9084_ebz/common: Use on source

gastmaier
authored and
FilipG24
committed
fix: ad9084_ebz/common: Invalid hsci clock with ADI_PHY 1

gastmaier
authored and
FilipG24
committed
apollo: spi: Set 4 wire spi through parameters

gastmaier
authored and
FilipG24
committed
ad9084_ebz/vcu118: Fix spi2 by adding a clear muxing logic between 3w/4w and unused slave devices

Filip.Gherman
authored and
FilipG24
committed
projects: ad9084_ebz: Change spi to 3 wire

bluncan
authored and
FilipG24
committed
projects: ad9084_ebz: common: ad9084_ebz_bd.tcl: Migrate to inline utility cores

bluncan
authored and
FilipG24
committed
projects: ad9084_ebz: versal: Update constraints to read the lane rate automatically

bluncan
authored and
FilipG24
committed
projects: ad9084_ebz: Add readme file

bluncan
authored and
FilipG24
committed
projects: ad9084_ebz: fm87: system_project: Remove unused parameters from description

bluncan
authored and
FilipG24
committed
projects: ad9084_ebz: versal: Update to the new Transceiver Subsystem

bluncan
authored and
FilipG24
committed
library: xilinx: scripts: versal_xcvr_subsystem: Remove unused source

bluncan
authored and
FilipG24
committed
projects: ad9084_ebz: versal: Fix AION cs line

bluncan
authored and
FilipG24
committed
projects: ad9084_ebz: vcu118: Fix AION CS line
FilipG24
committed
projects: ad9084_ebz: vcu118: Add support for single-link mode
FilipG24
committed
projects: ad9084_ebz: vcu118: Improve timing for the single-link mode
FilipG24
committed

Commits on Nov 6, 2025

projects: ad9084_ebz: vcu118: Add an extra input pipeline stage for rx_jesd
FilipG24
committed

Provide feedback

Saved searches

Use saved searches to filter your results more quickly

Uh oh!

projects: ad9084_ebz: Initial design#1901

projects: ad9084_ebz: Initial design#1901
bluncan wants to merge 17 commits intomainfrom
dev_apollo_pr

Commits on Oct 31, 2025

projects: ad9084_fmca_ebz: Initial commit

ad9084_ebz/common: Use on source

fix: ad9084_ebz/common: Invalid hsci clock with ADI_PHY 1

apollo: spi: Set 4 wire spi through parameters

ad9084_ebz/vcu118: Fix spi2 by adding a clear muxing logic between 3w/4w and unused slave devices

projects: ad9084_ebz: Change spi to 3 wire

projects: ad9084_ebz: common: ad9084_ebz_bd.tcl: Migrate to inline utility cores

projects: ad9084_ebz: versal: Update constraints to read the lane rate automatically

projects: ad9084_ebz: Add readme file

projects: ad9084_ebz: fm87: system_project: Remove unused parameters from description

projects: ad9084_ebz: versal: Update to the new Transceiver Subsystem

library: xilinx: scripts: versal_xcvr_subsystem: Remove unused source

projects: ad9084_ebz: versal: Fix AION cs line

projects: ad9084_ebz: vcu118: Fix AION CS line

projects: ad9084_ebz: vcu118: Add support for single-link mode

projects: ad9084_ebz: vcu118: Improve timing for the single-link mode

Commits on Nov 6, 2025

projects: ad9084_ebz: vcu118: Add an extra input pipeline stage for rx_jesd

projects: ad9084_ebz: Initial design#1901bluncan wants to merge 17 commits intomainanalogdevicesinc/hdl:mainfrom dev_apollo_pranalogdevicesinc/hdl:dev_apollo_prCopy head branch name to clipboard

Commits

Commits on Oct 31, 2025

Commits on Nov 6, 2025

projects: ad9084_ebz: Initial design#1901
bluncan wants to merge 17 commits intomainfrom
dev_apollo_pr