Skip to content

Commit a35c0cb

Browse files
verification-explorerverification-explorer
authored
Update README.md
1 parent 19dadef commit a35c0cb

File tree

1 file changed

+6
-2
lines changed

1 file changed

+6
-2
lines changed

‎README.md‎

Lines changed: 6 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,9 @@
1-
> 🚧 **Work in Progress**
2-
> This repository is currently under active development. Features, examples, and documentation are being added and refined regularly. Stay tuned! 🙌
1+
## 🚧 Work in Progress
2+
3+
This tutorial is still being developed. More features and examples will be added soon.
4+
5+
🎥 **YouTube videos** are **not yet available**, but will be uploaded shortly. Please check back soon!
6+
37

48
# SystemVerilog Clocking Blocks Tutorial
59

0 commit comments

Comments
 (0)