Skip to content

Commit e7e7e21

Browse files
ericlewisericlewis
committed
release: 0.4.0
lightgun support!
1 parent 06868b3 commit e7e7e21

File tree

9 files changed

+28
-28
lines changed

9 files changed

+28
-28
lines changed

‎dist/Cores/ericlewis.Genesis/bitstream.rbf_r‎

900 Bytes
Binary file not shown.

‎dist/Cores/ericlewis.Genesis/core.json‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -7,7 +7,7 @@
77
"description": "Sega Genesis, known as the Mega Drive outside North America, is a 16-bit fourth-generation home video game console developed and sold by Sega.",
88
"author": "ericlewis",
99
"url": "https://github.com/ericlewis/openfpga-genesis",
10-
"version": "0.3.2",
10+
"version": "0.4.0",
1111
"date_release": "2022-10-06"
1212
},
1313
"framework": {

‎src/fpga/ap_core.qsf‎

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -779,10 +779,10 @@ set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION ALWAYS
779779
set_global_assignment -name AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS ON
780780
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT EXTRA
781781
set_global_assignment -name ALM_REGISTER_PACKING_EFFORT LOW
782-
# set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS OFF
783-
# set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
784-
# set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS ON
782+
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS OFF
783+
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
784+
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS ON
785785
# set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION ON
786-
# set_global_assignment -name ROUTER_REGISTER_DUPLICATION ON
786+
set_global_assignment -name ROUTER_REGISTER_DUPLICATION ON
787787
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp
788788
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top

‎src/fpga/apf/build_id.mif‎

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -9,8 +9,8 @@ DATA_RADIX = HEX;
99
CONTENT
1010
BEGIN
1111

12-
0E0 : 20221005;
13-
0E1 : 00210835;
14-
0E2 : 17355e54;
12+
0E0 : 20221006;
13+
0E1 : 00064247;
14+
0E2 : e24bf66a;
1515

1616
END;

‎src/fpga/core/core_constraints.sdc‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -31,5 +31,5 @@ set_multicycle_path -from [get_clocks {ic|mp1|mf_pllbase_inst|altera_pll_i|*[0].
3131
set_multicycle_path -from {ic|system|data*} -to [get_clocks {ic|mp1|mf_pllbase_inst|altera_pll_i|*[1].*|divclk}] -start -setup 2
3232
set_multicycle_path -from {ic|system|data*} -to [get_clocks {ic|mp1|mf_pllbase_inst|altera_pll_i|*[1].*|divclk}] -start -hold 1
3333

34-
set_multicycle_path -from [get_clocks {ic|mp1|mf_pllbase_inst|altera_pll_i|*[1].*|divclk}] -to {ic|system|data*} -setup 2
35-
set_multicycle_path -from [get_clocks {ic|mp1|mf_pllbase_inst|altera_pll_i|*[1].*|divclk}] -to {ic|system|data*} -hold 1
34+
set_multicycle_path -from [get_clocks { ic|mp1|mf_pllbase_inst|altera_pll_i|*[1].*|divclk}] -to {ic|system|data*} -setup 4
35+
set_multicycle_path -from [get_clocks { ic|mp1|mf_pllbase_inst|altera_pll_i|*[1].*|divclk}] -to {ic|system|data*} -hold 3

‎src/fpga/output_files/ap_core.jdi‎

Lines changed: 18 additions & 18 deletions
Original file line numberDiff line numberDiff line change
@@ -1,13 +1,13 @@
11
<sld_project_info>
22
<project>
3-
<hash md5_digest_80b="1ba765df1fc514e591aa"/>
3+
<hash md5_digest_80b="8a3c2c46652dd77e20a2"/>
44
</project>
55
<file_info>
66
<file device="5CEBA4F23C8" path="ap_core.sof" usercode="0xFFFFFFFF"/>
77
</file_info>
88
<hub_info hub_ir_width="8" ir_width="8" node_addr_width="1" node_count="1"/>
99
<node_info>
10-
<node hpath="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x10186E00" version="2">
10+
<node hpath="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x10186E00" version="2">
1111
<parameters>
1212
<parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
1313
<parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
@@ -27,22 +27,22 @@
2727
<parameter name="node_name" type="unknown" value="1296387328"/>
2828
</parameters>
2929
<inputs>
30-
<port name="data_read[0]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[0]"/>
31-
<port name="data_read[1]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[1]"/>
32-
<port name="data_read[2]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[2]"/>
33-
<port name="data_read[3]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[3]"/>
34-
<port name="data_read[4]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[4]"/>
35-
<port name="data_read[5]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[5]"/>
36-
<port name="data_read[6]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[6]"/>
37-
<port name="data_read[7]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[7]"/>
38-
<port name="data_read[8]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[8]"/>
39-
<port name="data_read[9]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[9]"/>
40-
<port name="data_read[10]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[10]"/>
41-
<port name="data_read[11]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[11]"/>
42-
<port name="data_read[12]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[12]"/>
43-
<port name="data_read[13]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[13]"/>
44-
<port name="data_read[14]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[14]"/>
45-
<port name="data_read[15]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_r624:auto_generated|altsyncram_fpv2:altsyncram1|q_b[15]"/>
30+
<port name="data_read[0]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[0]"/>
31+
<port name="data_read[1]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[1]"/>
32+
<port name="data_read[2]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[2]"/>
33+
<port name="data_read[3]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[3]"/>
34+
<port name="data_read[4]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[4]"/>
35+
<port name="data_read[5]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[5]"/>
36+
<port name="data_read[6]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[6]"/>
37+
<port name="data_read[7]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[7]"/>
38+
<port name="data_read[8]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[8]"/>
39+
<port name="data_read[9]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[9]"/>
40+
<port name="data_read[10]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[10]"/>
41+
<port name="data_read[11]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[11]"/>
42+
<port name="data_read[12]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[12]"/>
43+
<port name="data_read[13]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[13]"/>
44+
<port name="data_read[14]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[14]"/>
45+
<port name="data_read[15]" source="core_top:ic|system:system|SVP:svp|spram:IRAM|spram_sz:spram_sz|altsyncram:altsyncram_component|altsyncram_i624:auto_generated|altsyncram_6pv2:altsyncram1|q_b[15]"/>
4646
<port name="jtag.bp.ic_system_svp_IRAM_spram_sz_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.ic_system_svp_IRAM_spram_sz_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
4747
<port name="jtag.bp.ic_system_svp_IRAM_spram_sz_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.ic_system_svp_IRAM_spram_sz_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
4848
<port name="jtag.bp.ic_system_svp_IRAM_spram_sz_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.ic_system_svp_IRAM_spram_sz_altsyncram_component_auto_generated_mgl_prim2_usr1"/>

‎src/fpga/output_files/ap_core.rbf‎

900 Bytes
Binary file not shown.

‎src/fpga/output_files/ap_core.sof‎

1 Byte
Binary file not shown.

‎src/fpga/output_files/bitstream.rbf_r‎

900 Bytes
Binary file not shown.

0 commit comments

Comments
 (0)