Skip to content

Commit 21be341

Browse files
mrexodiamrexodia
committed
Update the Ghidra processors
icicle-emu/ghidra@5023005
1 parent f1e1245 commit 21be341

File tree

608 files changed

+259459
-255126
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

608 files changed

+259459
-255126
lines changed

‎python/icicle/Ghidra/Processors/6502/data/languages/6502.cspec‎

Lines changed: 34 additions & 34 deletions
Original file line numberDiff line numberDiff line change
@@ -1,34 +1,34 @@
1-
<?xml version="1.0" encoding="UTF-8"?>
2-
3-
<compiler_spec>
4-
<global>
5-
<range space="RAM"/>
6-
</global>
7-
<stackpointer register="SP" space="RAM" growth="negative"/>
8-
<returnaddress>
9-
<varnode space="stack" offset="1" size="2"/>
10-
</returnaddress>
11-
<default_proto>
12-
<prototype name="__stdcall" extrapop="2" stackshift="2" strategy="register">
13-
<input>
14-
<pentry minsize="1" maxsize="1">
15-
<register name="A"/>
16-
</pentry>
17-
<pentry minsize="1" maxsize="1">
18-
<register name="X"/>
19-
</pentry>
20-
<pentry minsize="1" maxsize="1">
21-
<register name="Y"/>
22-
</pentry>
23-
</input>
24-
<output>
25-
<pentry minsize="1" maxsize="1">
26-
<register name="A"/>
27-
</pentry>
28-
</output>
29-
<unaffected>
30-
<register name="SP"/>
31-
</unaffected>
32-
</prototype>
33-
</default_proto>
34-
</compiler_spec>
1+
<?xml version="1.0" encoding="UTF-8"?>
2+
3+
<compiler_spec>
4+
<global>
5+
<range space="RAM"/>
6+
</global>
7+
<stackpointer register="SP" space="RAM" growth="negative"/>
8+
<returnaddress>
9+
<varnode space="stack" offset="1" size="2"/>
10+
</returnaddress>
11+
<default_proto>
12+
<prototype name="__stdcall" extrapop="2" stackshift="2" strategy="register">
13+
<input>
14+
<pentry minsize="1" maxsize="1">
15+
<register name="A"/>
16+
</pentry>
17+
<pentry minsize="1" maxsize="1">
18+
<register name="X"/>
19+
</pentry>
20+
<pentry minsize="1" maxsize="1">
21+
<register name="Y"/>
22+
</pentry>
23+
</input>
24+
<output>
25+
<pentry minsize="1" maxsize="1">
26+
<register name="A"/>
27+
</pentry>
28+
</output>
29+
<unaffected>
30+
<register name="SP"/>
31+
</unaffected>
32+
</prototype>
33+
</default_proto>
34+
</compiler_spec>

‎python/icicle/Ghidra/Processors/6502/data/languages/6502.ldefs‎

Lines changed: 33 additions & 33 deletions
Original file line numberDiff line numberDiff line change
@@ -1,33 +1,33 @@
1-
<?xml version="1.0" encoding="UTF-8"?>
2-
3-
<language_definitions>
4-
5-
<language processor="6502"
6-
endian="little"
7-
size="16"
8-
variant="default"
9-
version="1.0"
10-
slafile="6502.sla"
11-
processorspec="6502.pspec"
12-
manualindexfile="../manuals/6502.idx"
13-
id="6502:LE:16:default">
14-
<description>6502 Microcontroller Family</description>
15-
<compiler name="default" spec="6502.cspec" id="default"/>
16-
<external_name tool="IDA-PRO" name="m6502"/>
17-
</language>
18-
19-
<language processor="65C02"
20-
endian="little"
21-
size="16"
22-
variant="default"
23-
version="1.0"
24-
slafile="65c02.sla"
25-
processorspec="6502.pspec"
26-
manualindexfile="../manuals/65c02.idx"
27-
id="65C02:LE:16:default">
28-
<description>65C02 Microcontroller Family</description>
29-
<compiler name="default" spec="6502.cspec" id="default"/>
30-
<external_name tool="IDA-PRO" name="m65c02"/>
31-
</language>
32-
33-
</language_definitions>
1+
<?xml version="1.0" encoding="UTF-8"?>
2+
3+
<language_definitions>
4+
5+
<language processor="6502"
6+
endian="little"
7+
size="16"
8+
variant="default"
9+
version="1.0"
10+
slafile="6502.sla"
11+
processorspec="6502.pspec"
12+
manualindexfile="../manuals/6502.idx"
13+
id="6502:LE:16:default">
14+
<description>6502 Microcontroller Family</description>
15+
<compiler name="default" spec="6502.cspec" id="default"/>
16+
<external_name tool="IDA-PRO" name="m6502"/>
17+
</language>
18+
19+
<language processor="65C02"
20+
endian="little"
21+
size="16"
22+
variant="default"
23+
version="1.0"
24+
slafile="65c02.sla"
25+
processorspec="6502.pspec"
26+
manualindexfile="../manuals/65c02.idx"
27+
id="65C02:LE:16:default">
28+
<description>65C02 Microcontroller Family</description>
29+
<compiler name="default" spec="6502.cspec" id="default"/>
30+
<external_name tool="IDA-PRO" name="m65c02"/>
31+
</language>
32+
33+
</language_definitions>

‎python/icicle/Ghidra/Processors/6502/data/languages/6502.pspec‎

Lines changed: 16 additions & 16 deletions
Original file line numberDiff line numberDiff line change
@@ -1,16 +1,16 @@
1-
<?xml version="1.0" encoding="UTF-8"?>
2-
3-
<processor_spec>
4-
<programcounter register="PC"/>
5-
6-
<default_symbols>
7-
<symbol name="NMI" address="FFFA" entry="true" type="code_ptr"/>
8-
<symbol name="RES" address="FFFC" entry="true" type="code_ptr"/>
9-
<symbol name="IRQ" address="FFFE" entry="true" type="code_ptr"/>
10-
</default_symbols>
11-
12-
<default_memory_blocks>
13-
<memory_block name="ZERO_PAGE" start_address="0x0000" length="0x0100" initialized="false"/>
14-
<memory_block name="STACK" start_address="0x0100" length="0x0100" initialized="false"/>
15-
</default_memory_blocks>
16-
</processor_spec>
1+
<?xml version="1.0" encoding="UTF-8"?>
2+
3+
<processor_spec>
4+
<programcounter register="PC"/>
5+
6+
<default_symbols>
7+
<symbol name="NMI" address="FFFA" entry="true" type="code_ptr"/>
8+
<symbol name="RES" address="FFFC" entry="true" type="code_ptr"/>
9+
<symbol name="IRQ" address="FFFE" entry="true" type="code_ptr"/>
10+
</default_symbols>
11+
12+
<default_memory_blocks>
13+
<memory_block name="ZERO_PAGE" start_address="0x0000" length="0x0100" initialized="false"/>
14+
<memory_block name="STACK" start_address="0x0100" length="0x0100" initialized="false"/>
15+
</default_memory_blocks>
16+
</processor_spec>

0 commit comments

Comments
 (0)