Skip to content

Conversation

@Shatur
Copy link

@Shatur Shatur commented Aug 13, 2025

Things like strings were added in SystemVerilog.
Using these files with other simulators results in syntax errors, unless I mark these files as SystemVerilog explicitly.

Things like strings were added in SystemVerilog.
Using these files with other simulators results in
syntax errors, unless I mark these files as SystemVerilog
explicitly.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant