Skip to content

Commit 6957659

Browse files
committed
Clean up and release build without logging
1 parent 316ca53 commit 6957659

File tree

5 files changed

+14
-118
lines changed

5 files changed

+14
-118
lines changed

Cargo.lock

Lines changed: 0 additions & 89 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

Cargo.toml

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,6 @@ edition = "2018"
55
# See more keys and their definitions at https://doc.rust-lang.org/cargo/reference/manifest.html
66

77
[dependencies]
8-
esp32c3 = "0.2.0"
98
panic-never = "0.1.0"
109
ufmt = { version = "0.1.0", optional = true }
1110

build.sh

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -11,7 +11,7 @@ fi
1111

1212
BASE_ADDR=0x40390000
1313

14-
cargo build --release --features log
14+
cargo build --release
1515
ELF=target/riscv32imc-unknown-none-elf/release/esp-flashloader
1616

1717
rust-objdump --disassemble $ELF > target/disassembly.s

output/esp32c3.yaml

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
---
22
name: "esp32c3"
3-
manufacturer: ~
3+
manufacturer: Espressif Systems
44
variants:
55
- name: "esp32c3"
66
part: ~
@@ -25,21 +25,21 @@ variants:
2525
cores:
2626
- main
2727
flash_algorithms:
28-
- esp-flashloader
28+
- esp32c3-flashloader
2929
flash_algorithms:
3030
- esp-flashloader:
31-
name: esp-flashloader
31+
name: esp32c3-flashloader
3232
cores:
3333
- main
34-
description: ""
34+
description: "A flash loader for the esp32c3."
3535
default: true
36-
instructions: QREGxiLEJsJKwAFENwU5QJME5S8VSTMFlAADRQUAlwDH/+eAoAQFBOMXJP+XAMf/54AAb4FFlwDH/+eA4BICSZJEIkSyQEEBFwPH/2cAgw8BEQbOIswmykrITsYqiZcAx//ngCAOYeUBRDcFOUCTBLUwoUkzBZQAA0UFAJcAx//ngMD+BQTjFzT/N9XMzJMF1cwzNbkCDYEpSDMFBQMzBalAE2UFA6MFoQBjdgkBEwaxAIVFkaCBRhMHIQCTBzAGyoQmhDO1tAKTVDUAM7W0Ag2BMwUFAzOFpEAzBtcAE2UFAyMEpgD9FuPth/yFRZWNEwYhADaWJQaTBBYAE4T1/xN19Q+XAMf/54BA9hHEA8UEAIUEfRTttylFlwDH/+eA4PQTVckAlwDH/+eAIACySUJJ0kRiRPJABWGCgAFFgoB5cQbWItQm0krQTs5SzFbKWsgyiS6KqoqXAMf/54CA/mMTBRiTdTkAY58FFgFENwU5QJMENTChSTMFlAADRQUAlwDH/+eAgO4FBOMXNP831czMkwXVzDM1ugINgSlIMwUFAzMFqkCTCfEAE2UFA6MHoQAFR86GY2UKBYFGEwdhAJMHMAbShCaEM7W0ApNUNQAztbQCDYEzBQUDM4WkQDMG1wATZQUDIwSmAP0W4+2H/IVFM4fVQJMFYQC2lZOGlQAThBYAkwT3/xN19Q+XAMf/54DA5ZHEA0UEAAUE/RTttwFENwU5QJMENTElSzMFlAADRQUAlwDH/+eAQOMFBOMXZP831czMkwXVzDO1ugINgSlIMwUFAzOFqkATZQUDowehAAVHY+UKBYFGEwdhAJMHMAbWhCaEM7W0ApNUNQAztbQCDYEzBQUDM4WkQDMG1wATZQUDIwSmAP0W4+2H/IVFM4fVQJMFYQC2lZOJlQAThBkAkwT3/xN19Q+XAMf/54Dg2pHEA0UEAAUE/RTttylFlwDH/+eAgNlWhcqFUoaXAMf/54Dg5EJL0kpiSvJJAlmSVCJUslBFYYKAAUWCgElOSVQKUFJPR1JBTSBFUkFTRSBAICBieXRlcyBAIA==
36+
instructions: QREGxpcAx//ngIBxgUWXAMf/54BgFbJAQQEXA8f/ZwBjEkERBsYixCqElwDH/+eAYBEJxSJEskBBAYKAE1XEACJEskBBARcDx/9nACMOAUWCgEERBsYixCbCSsCyhC6JKoSXAMf/54DgDQHlk/U0AJnFAkmSRCJEskBBAYKAIoWmhUqGAkmSRCJEskBBARcDx/9nAOMJAUWCgAAA
3737
pc_init: 1
38-
pc_uninit: 763
39-
pc_program_page: 321
40-
pc_erase_sector: 81
41-
pc_erase_all: 317
42-
data_section_offset: 796
38+
pc_uninit: 151
39+
pc_program_page: 83
40+
pc_erase_sector: 35
41+
pc_erase_all: 79
42+
data_section_offset: 156
4343
load_address: 0x40390000
4444
flash_properties:
4545
address_range:

src/main.rs

Lines changed: 3 additions & 17 deletions
Original file line numberDiff line numberDiff line change
@@ -7,14 +7,7 @@
77
//
88
// [ARM CMSIS-Pack documentation]: https://arm-software.github.io/CMSIS_5/Pack/html/algorithmFunc.html
99

10-
// use panic_never as _;
11-
12-
#[panic_handler]
13-
fn panic(_info: &core::panic::PanicInfo) -> ! {
14-
loop {}
15-
}
16-
17-
use esp32c3::RTC_CNTL;
10+
use panic_never as _;
1811

1912

2013
const FLASH_SECTOR_SIZE: u32 = 4096;
@@ -108,12 +101,8 @@ extern "C" {
108101
pub unsafe extern "C" fn Init(_adr: u32, _clk: u32, _fnc: u32) -> i32 {
109102
dprintln!("INIT");
110103

111-
// // todo setup higher speed clocks
112-
// let peripherals = esp32c3::Peripherals::steal();
113-
// let rtc_ctl = peripherals.RTC_CNTL;
114-
115-
// // set apb to xtal mhz
116-
// rtc_ctl.rtc_store5.write(|w| w.bits(150));
104+
// TODO setup higher speed clocks
105+
// TODO setup qio mode for supported flash chips
117106

118107
let spiconfig: u32 = ets_efuse_get_spiconfig();
119108
// let spiconfig = 1; // hspi
@@ -128,9 +117,6 @@ pub unsafe extern "C" fn Init(_adr: u32, _clk: u32, _fnc: u32) -> i32 {
128117
0
129118
}
130119

131-
fn clk_val_to_reg_val(input: u32) -> u32 {
132-
return (input & 0xFFFF) | ((input & 0xFFFF) << 16);
133-
}
134120
/// Erase the sector at the given address in flash
135121
///
136122
/// Returns 0 on success, 1 on failure.

0 commit comments

Comments
 (0)